Updated:
Synopsys
Synopsys, led by CEO Sassine Ghazi, is the EDA and chip-IP firm whose tools design nearly every advanced semiconductor — a structural toll on the AI boom.
Synopsys
Synopsys was founded in 1986 in North Carolina and now anchors its operations from Sunnyvale, California. CEO Sassine Ghazi, a longtime company veteran, has led the firm through a period of rapid consolidation, including the landmark Ansys acquisition, positioning Synopsys at the center of chip design, simulation, and silicon lifecycle management. The firm's core strategy deploys across three connected lanes: electronic design automation (EDA) software, a vast portfolio of silicon intellectual property (IP) blocks, and software integrity services. Its tools are used by virtually every major semiconductor player — Intel, Samsung, TSMC, and Nvidia all rely on Synopsys platforms like Fusion Compiler and PrimeTime to floorplan, verify, and sign off on their most complex designs. Its IP catalog features the physical interfaces that stitch multi-die packages together, covering standards like PCIe, DDR, and MIPI. The geographic footprint stretches globally, with engineering and sales hubs across North America, Europe, and Asia, serving foundries and fabless chip developers from Taiwan to Germany. Synopsys operates at massive scale: it employed roughly 20,000 people before closing the Ansys deal, a transaction that CEO Sassine Ghazi called a union to ignite innovation from silicon to systems (per the firm, 2024). Adjacent vehicles include optical solutions groups and a professional services arm that advises on software security. In May 2026 the firm posted its Q2 fiscal year 2026 financial results, touting partnerships with TSMC and Samsung on next-generation AI chip flows (per firm press release, 2026). The firm's structural differentiator is a hybrid model that locks in both recurring software subscriptions and per-design royalty streams. Unlike many enterprise software companies, Synopsys earns a cut of its customers' production volume — a financial architecture that aligns it directly with the semiconductor industry's output rather than just its R&D budgets.
General information
Firm type
Asset Manager
Year founded
1986
AUM
Undisclosed
Location
Region
North America
Country
United States
City
Sunnyvale
Corporate office
Sunnyvale, CA, United States
Principals
Sassine Ghazi
CEO
Sector focus
Frequently asked questions
How does Synopsys generate revenue from the AI chip design cycle?
Synopsys earns licensing fees and per-design royalties from its EDA software and silicon IP catalogs. Because its tools perform the floorplanning, verification, and signoff for leading-edge chips, the firm collects a share of the value of each new processor released by companies like Nvidia and AMD. This royalty-driven model means its revenue scales with semiconductor unit volumes, not just engineering seat count.
What was the strategic significance of the Synopsys-Ansys merger?
The Ansys acquisition combined Synopsys's digital chip-design dominance with Ansys's multiphysics simulation capabilities that analyze heat, electromagnetic interference, and mechanical stress across entire electronic systems. The combined entity aims to provide a single design environment from silicon-level detail up to full-system validation for sectors like automotive and aerospace, where thermal and structural simulation are as critical as the chip logic itself.
Who are Synopsys's primary customers and competitors?
Its customers span the entire semiconductor value chain — integrated device manufacturers like Intel and Samsung, fabless designers like Qualcomm and Nvidia, and pure-play foundries like TSMC. Its main competitor is Cadence Design Systems, which operates a similar dual-track business in EDA and IP. Synopsis holds a leading share in key subcategories such as interface IP and signoff tools.
Does Synopsys build its own chips, or does it only sell tools?
Synopsys primarily sells the software tools and reusable silicon intellectual property blocks that other companies use to design and verify their own semiconductors. While it does not manufacture finished commercial chips, it creates the physical interface IP — like DDR memory controllers and PCIe connectivity blocks — that chipmakers integrate directly onto their silicon, turning those standards into silicon-proven designs.
How does Synopsys work with TSMC and Samsung?
Synopsys collaborates with foundries to certify its EDA tool flows and IP blocks on advanced process nodes before they are publicly available. This early access ensures that as soon as a new manufacturing process is ready, chip design teams can immediately begin using proven Synopsys flows. Recent partnership announcements include certified AI-driven design flows for TSMC's N2 process and multi-die reference flows for Samsung's gate-all-around technology.
Profile maintained by Altss using OSINT (open-source intelligence), regulatory filings, licensed data partners, and verified direct submissions. Read the methodology. Last updated: . Continuous refresh with full update cycles at least every 30 days.
Need institutional-grade insight on family offices?
Altss delivers:
Prefer a guided tour?
We’ll walk you through: